Senior I/O Chiplet RTL Design Engineer
- Employment type
- Full-time · On-site
- Posted
- September 14, 2026
- Province
- Ontario (ON)
Hiring confidence: Sparse posting · 22/100
This posting is missing most of the signals we look for, or shows patterns common to listings that are not actively being filled. Check with the employer before applying. How this is scored
Job Overview
This role is based in Ontario. BTA Design Services is hiring for this full-time position through Jobily, where you can check how well your resume matches the posting before you apply.
Market context
About this role in Ontario
Average salary for Senior I/O Chiplet RTL Design Engineer in Ontario
We do not have a salary benchmark for this title in Ontario yet. The posting does not state a salary either.
NOC code
This posting has not been matched to a NOC 2021 unit group yet. Use the NOC finder to identify the code from the duties listed above.
Typical qualifications for Canadian employers
- Senior-level experience in RTL design
- Expertise in I/O chiplet or interface design
- Proficiency in Verilog or VHDL
- Strong understanding of ASIC design methodologies
- Experience with digital design principles
Fit check
Is this role right for you?
Top skills this posting asks for:
- RTL Design
- Verilog
- VHDL
Jobily reads your resume against this posting and scores the fit — the skills you already have, the gaps, and what to change before applying. Signed-in Premium members see the score at the top of this page.
Scan your resume to see your fitKeep looking
Similar jobs
What you'll do
- Design and develop RTL for I/O chiplet components
- Collaborate with verification and physical design teams
- Ensure designs meet timing, power, and area specifications
- Participate in design reviews and technical discussions
- Support ASIC and FPGA design projects
- Contribute to production-ready design delivery
What you'll need
- Senior-level experience in RTL design
- Expertise in I/O chiplet or interface design
- Proficiency in Verilog or VHDL
- Strong understanding of ASIC design methodologies
- Experience with digital design principles
- Knowledge of timing and power constraints
- Experience with EDA tools and CAD software